MC145106

PLL Frequency Synthesizer CMOS

The MC145106 is a phase–locked loop (PLL) frequency synthesizer constructed in CMOS on a single monolithic structure. This synthesizer finds applications in such areas as CB and FM transceivers. The device contains an oscillator/amplifier, a 2^{10} or 2^{11} divider chain for the oscillator signal, a programmable divider chain for the input signal, and a phase detector. The MC145106 has circuitry for a 10.24 MHz oscillator or may operate with an external signal. The circuit provides a 5.12 MHz output signal, which can be used for frequency tripling. A 2^9 programmable divider divides the input signal frequency for channel selection. The inputs to the programmable divider are standard ground–to–supply binary signals. Pull–down resistors on these inputs normally set these inputs to ground enabling these programmable inputs to be controlled from a mechanical switch or electronic circuitry.

The phase detector may control a VCO and yields a high level signal when input frequency is low, and a low level signal when input frequency is high. An out–of–lock signal is provided from the on–chip lock detector with a "0" level for the out–of–lock condition.

- Single Power Supply
- Wide Supply Range: 4.5 to 12 V
- Provision for 10.24 MHz Crystal Oscillator
- 5.12 MHz Output
- Programmable Division Binary Input Selects up to 2⁹
- On–Chip Pull–Down Resistors on Programmable Divider Inputs
- Selectable Reference Divider, 2^{10} or 2^{11} (Including ÷ 2)
- Three–State Phase Detector
- See Application Note AN535 and Article Reprint AR254
- Chip Complexity: 880 FETs or 220 Equivalent Gates



BLOCK DIAGRAM

REV	2
8/95	





PIN ASSIGNMENTS

PLASTIC DIP

v _{dd} [1●	18	þ	VSS
f _{in} [2	17	þ	P0
OSC _{in} [3	16	þ	P1
OSC _{out} [4	15	þ	P2
÷ 2 _{out} [5	14	þ	P3
FS [6	13	þ	P4
∳Det _{out} [7	12	þ	P5
LD [8	11	þ	P6
P8 [9	10	þ	P7

SOG PACKAGE

		1
1●	20	D V _{SS}
2	19] P0
3	18] NC
4	17] P1
5	16] P2
6	15] P3
7	14] P4
8	13] NC
9	12] P5
10	11] P6
	3 4 5 6 7 8 9	2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12

NC = NO CONNECTION

MAXIMUM RATINGS (Voltages Referenced to VSS)

Parameter	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	– 0.5 to + 12	V
Input Voltage, All Inputs	V _{in}	– 0.5 to V _{DD} + 0.5	V
DC Input Current, per Pin	I	± 10	mA
Operating Temperature Range	TA	– 40 to + 85	°C
Storage Temperature Range	T _{stg}	– 65 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} \leq (V_{in} or V_{out}) \leq V_{DD}.

$\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} ~ (T_A = 25^{\circ} C ~ \text{Unless Otherwise Stated}, ~ \text{Voltages Referenced to } V_{SS})$

			V _{DD}	All Types			
Characteristic		Symbol V _{DD}	Vdc	Min	Тур*	Max 12	Unit
Power Supply Voltage Range	_		4.5	—	V		
Supply Current		IDD	5.0 10 12	_ _ _	6 20 28	10 35 50	mA
Input Voltage	"0" Level	VIL	5.0 10 12			1.5 3.0 3.6	V
	"1" Level	VIH	5.0 10 12	3.5 7.0 8.4			
Input Current FS, Pull–Up Resistor Source Current)	"0" Level	l _{in}	5.0 10 12	- 5.0 - 15 - 20	- 20 - 60 - 80	- 50 - 150 - 200	μA
(P0 – P8)			5.0 10 12	 	 	- 0.3 - 0.3 - 0.3	
(FS)	"1" Level		5.0 10 12			0.3 0.3 0.3	
(P0 – P8, Pull–Down Resistor Sink Current)			5.0 10 12	7.5 22.5 30	30 90 120	75 225 300	
(OSC _{in} , f _{in})	"0" Level		5.0 10 12	- 2.0 - 6.0 - 9.0	- 6.0 - 25 - 37	- 15 - 62 - 92	
(OSC _{in} , f _{in})	"1" Level		5.0 10 12	2.0 6.0 9.0	6.0 25 37	15 62 92	
Output Drive Current $(V_O = 4.5 V)$ $(V_O = 9.5 V)$ $(V_O = 11.5 V)$	Source	Iон	5.0 10 12	- 0.7 - 1.1 - 1.5	- 1.4 - 2.2 - 3.0	 	mA
(V _O = 0.5 V) (V _O = 0.5 V) (V _O = 0.5 V)	Sink	IOL	5.0 10 12	0.9 1.4 2.0	1.8 2.8 4.0	 	
Input Amplitude (f _{in} @ 4.0 MHz) (OSC _{in} @ 10.24 MHz)		-	_	1.0 1.5	0.2 0.3	_	V p–r Sine
nput Resistance (OSC _{in} , f _{in})		R _{in}	5.0 10 12		1.0 0.5 —		MΩ
nput Capacitance (OSC _{in} , f _{in})		C _{in}	—	—	6.0	—	pF
Three–State Leakage Current (¢Det _{out})		loz	5.0 10 12			1.0 1.0 1.0	μΑ
Input Frequency (- 40 to + 85°C)		fin	4.5 12	0 0		4.0 4.0	MHz
Oscillator Frequency (– 40 to + 85°C)		OSC _{in}	4.5 12	0.1 0.1	_	10.24 10.24	MHz

*Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

TYPICAL CHARACTERISTICS*



Figure 1. Maximum Divider Input Frequency versus Supply Voltage

Figure 2. Maximum Oscillator Input Frequency versus Supply Voltage

* Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

TRUTH TABLE

Selection									
P8	P7	P6	P5	P4	P3	P2	P1	P0	Divide by N
0	0	0	0	0	0	0	0	0	2*
0	0	0	0	0	0	0	0	1	3*
0	0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	0	1	1	3
0	0	0	0	0	0	1	0	0	4
:	:	:	:	:	:	:	:	:	:
•	•	•	•	•	•	•	•	•	• 255
•		•					•	•	•
•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	1	1	1	511

1: Voltage level = V_{DD} .

0: Voltage level = 0 or open circuit input.

* The binary setting of 0000000 and 0000001 on P8 to P0 results in a 2 and 3 division which is not in the $2^{N} - 1$ sequence. When pin is not connected the logic signal on that pin can be treated as a "0".

PIN DESCRIPTIONS

P0 – P8

Programmable Inputs (PDIP — Pins 17 – 9; SOG — Pins 19, 17 – 14, 12 – 9)

Programmable divider inputs (binary).

fin

Frequency Input (PDIP, SOG — Pin 2)

Frequency input to programmable divider (derived from VCO).

OSCin, OSCout

Oscillator Input and Oscillator Output (PDIP, SOG — Pins 3, 4)

Oscillator/amplifier input and output terminals.

LD Lock Detector (PDIP, SOG — Pin 8)

LD is high when loop is locked, pulses low when out–of–lock.

Signal for control of external VCO, output high when f_{in}/N is less than the reference frequency; output low when f_{in}/N is greater than the reference frequency. Reference frequency is the divided down oscillator — input frequency typically 5.0 or 10 kHz.

NOTE

Phase Detector Gain = $V_{DD}/4\pi$.

FS

Reference Oscillator Frequency Division Select (PDIP, SOG — Pin 6)

When using 10.24 MHz OSC frequency, this control selects 10 kHz, a "0" selects 5.0 kHz.

÷ 2out (PDIP, SOG — Pin 5)

Reference OSC frequency divided by 2 output; when using 10.24 MHz OSC frequency, this output is 5.12 MHz for frequency tripling applications.

V_{DD}

Positive Power Supply (PDIP, SOG - Pin 1)

Vss

Ground (PDIP — Pin 18, SOG — Pin 20)

PLL SYNTHESIZER APPLICATIONS

The MC145106 is well suited for applications in CB radios because of the channelized frequency requirements. A typical 40 channel CB transceiver synthesizer, using a single crystal reference, is shown in Figure 3 for receiver IF values of 10.695 MHz and 455 kHz.

In addition to applications in CB radios, the MC145106 can be used as a synthesizer for several other systems. Various frequency spectrums can be achieved through the use of proper offset, prescaling, and loop programming techniques. In general, 300 – 400 channels can be synthesized using a single loop, with many additional channels available when multiple loop approaches are employed. Figures 4 and 5 are examples of some possibilities.

In the aircraft synthesizer of Figure 5, the VHF loop (top) will provide a 50 kHz, 360 channel system with 10.7 MHz R/T offset when only the 11.0500 MHz (transmit) and

12.1200 MHz (receive) frequencies are provided to mixer #1. When these signals are provided with crystal oscillators, the result is a three crystal 360 channel, 50 kHz step synthesizer. When using the offset loop (bottom) in Figure 5 to provide the indicated injection frequencies for mixer #1 (two for transmit and two for receive) 360 additional channels are possible. This results in a 720–channel, 25 kHz step synthesizer which requires only two crystals and provides R/T offset capability. The receive offset value is determined by the 11.31 MHz crystal frequency and is 10.7 MHz for the example.

The VHF marine synthesizer in Figure 4 depicts a single loop approach for FM transceivers. The VCO operates on frequency during transmit and is offset downward during receive. The offset corresponds to the receive IF (10.7 MHz) for channels having identical receive/transmit frequencies (simplex), and is (10.7 - 4.6 = 6.1) MHz for duplex channels. Carrier modulation is introduced in the loop during transmit.



Figure 3. Single Crystal CB Synthesizer Featuring On–Frequency VCO During Transmit



#Can be eliminated by adding 184 to + N for Duplex Channels.

Figure 4. VHF Marine Transceiver Synthesizer



Figure 5. VHF Aircraft 720 Channel Two Crystal Frequency Synthesizer

PACKAGE DIMENSIONS

P SUFFIX PLASTIC DIP (DUAL IN–LINE PACKAGE) CASE 707–02

NOTES

2

 POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO OF UNIVERSITY OF A DAY OF LEAD TO DAY OF LEAD OF A DAY OF LEAD OF L

SEATING PLANE AND EACH OTHER. DIMENSION L TO CENTER OF LEADS WHEN

FORMED PARALLEL. DIMENSION B DOES NOT INCLUDE MOLD

 DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	22.22	23.24	0.875	0.915	
В	6.10	6.60	0.240	0.260	
С	3.56	4.57	0.140	0.180	
D	0.36	0.56	0.014	0.022	
F	1.27	1.78	0.050	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.02	1.52	0.040	0.060	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
Ĺ	7.62	BSC	0.300 BSC		
М	0°	15°	0°	15°	
N	0.51	1.02	0.020	0.040	

DW SUFFIX SOG (SMALL OUTLINE GULL–WING) PACKAGE CASE 751D–04



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the pat. Motorola and " are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

ስ ስ

18

ስ ስ

D

G

B

C

SEATING

PLANE

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

